This document describes two VME modules developed for MINERvA experiment at Fermilab. The Chain ReadOut Controller (CROC) module has four serial data channels and can interface with up to 48 frontends using standard CAT5e networking cable. The data transmission rate of each channel is 160 Mbit/s. The maximum data transmission rate via VME bus is ~18 MB/s. The Chain Readout Interface Module (CRIM) is designed to provide various interface functions for the CROC module. It is compatible with MINOS MTM timing module and can be used to distribute timing signals to four CROC modules. The CRIM module also has a data port compatible with the CROC serial data interface. The data port can be used for diagnostic purpose and can generate triggers from front-end events. The CRIM module is a standard D08(O) interrupter module.
I. MINERvA Chain Readout Controller

Introduction
MINERvA Chain Readout Controller (CROC) is dedicated to provide timing, slow control and data readout for front-end modules based on 64-channel multi-anode photomultiplier tube. The front-end modules are connected to each other in a chain using commercial networking cable. Both ends of the chain or DAQ loop are connected to the Chain Readout Controller. The Chain Readout Controller is a VME based module which resides in a VME crate controlled by a PC via commercial PCI-VME interface or by an embedded VME controller. The Chain Readout Controller receives a set of MINOS timing signals from a modified version of the MINOS MTM module [1] .
DAQ loop
The DAQ loop consists of up to 12 front-ends. The number of front-ends in the loop and the total cable length are limited by the degradation of the timing signal which is common for all front-ends in the loop. The maximum length of the loop should not exceed 60 ft. A diagram of the DAQ loop signals is shown in Fig. 1 . There are four signals in the DAQ loop. Two of the signals "RF & Timing" and "Reset & Test" are bussed (multi-drop) signals that propagate through the front-ends via continuous twisted pair. There is one driver and one receiver at the controller side and multiple receivers in the front-ends for these signals. The other two signals "Data" and "Sync" are chained (point-to-point) signals that are received and transmitted by each front-end. "RF & Timing" and "Data" propagate in one direction, and "Reset & Test" and "Sync" propagate in the opposite direction.
The "RF & Timing" signal is an accelerator RF clock signal with embedded encoded timing signals. This signal is generated by a standard LVDS driver and passes through all front-ends in a loop until it reaches an LVDS receiver at the controller. The implementation of the timing encoding is similar to the D0 muon timing encoding scheme developed by Sten Hansen [2] . A timing diagram of the encoded signals is shown in Fig. 2 . The FCMND signal is an example of a software generated timing command.
Fig. 2 Timing Encoder signals
The encoded timing signal always starts with two consecutive ones and ends with a one. A seven bit pattern follows the start bits. Note that not all bit combinations are acceptable. Table 1 shows actual binary vales of the encoded MTM signals. The proposed scheme allows encoding up to 34 different signals and has a fixed delay of 5.5 RF clock cycles. Additional timing signals can be generated by issuing a VME write command (Fast command) to an internal register of the module.
The duration of the "Reset & Test" LVDS signal is different for these two signals. The test pulse duration is ~20 nS and the reset pulse duration is ~100 µS. The front-ends detect the reset pulse and perform cold start reset. The test signal is used to measure propagation delay of the cable loop and for testing front-end's functionality. It can be applied at the logic level or used to fire an analog test pulser located at the front-end board. The reset signal is used explicitly for resetting front-ends to a default state.
The "Data" signal is an LVDS output of the Texas Instruments SN65LV1023A serializer chip. A matching SN65LV1224B deserializer chip is used in the front-end circuitry and receiving part of the controller. The clock frequency selected for data transmission is RF/4 or 13.28 MHz which lowers the power consumption of both chips to a reasonable level (<60 mW) and sets the bit frequency at 159.31 MHz which allows to extend the length of the cable loop without a risk of degrading the performance. Note: RFTIM+, RFTIM-, RSTST+ and RSTST-are connected to same name pins on the front-end's connectors.
The "Sync" signal is a deserializer LVTTL "Lock" output of the PLL. This connection allows for automatic re-synchronization of the deserializer. If the lock is lost, serializer will generate synchronization pattern until deserializer is locked again. The controller and front-ends have status bits of the connection upstream and downstream. Summary of four DAQ loop signals is presented in Table 2 and pinouts of the dual port RJ-45 jack in Table 3 and Table 4 . Note: The pinouts of the connector correspond to CAT3 straight pinouts A simplified block-diagram of the data transmission logic is shown in Fig. 3 . The contents of the message first must be loaded into a 16-bit wide FIFO memory via VME bus. After the message is loaded, it can be transmitted by sending a VME command to the controller. After the front-end has responded, its message can be read out from a Dual Port Memory (DPM 
Fig. 3 Data transmission logic
Data formats
A data from the controller is transferred to front-ends in a form of messages. Each message consists of several groups of 10-bit words [3] . Two upper bits of the word are control bits used to indicate the beginning and the end of a message and lower eight bits represent actual byte of data. Currently there are four groups in a message. First group consists of one word. This group also indicates the beginning of a message and includes an address of the front-end. Second group consists of eight words. Third group is actual data send to the front-end. The number of words in this group is always odd. The readout controller also attaches a CRC byte as a fourth group at the end of the message for data verification. This group also indicates the end of a message. The total number of bytes that controller receives from the VME master as a message data is always even. The order of bytes in a 16-bit word follows Big Endian VME byte ordering. In the DAQ loop the most significant byte is transmitted first.
Each front-end in the loop has a unique address. The front-end re-transmits the message if the address in the message does not match its pre-assigned address. The addressed front-end responds to a controller's message by transmitting its response along the chain back to the controller. The format of the response message follows the same rules as described in the previous paragraph. There is always odd number of words in the third group, so the total number of data bytes received by the controller excluding CRC byte is always even. This convention simplifies formatting data to 16-bit VME words. The controller calculates the number of data bytes it receives and writes it at a starting address of the DPM as a 16-bit data word. The length of the data in bytes includes itself. Consequent messages are written starting at the current value of the address pointer with the data length first. The overflow bit is set when the address pointer reaches the last available address. The DPM memory is accessible to the VME master in 16-bit and 32bit data formats. The received CRC byte is compared to the calculated checksum of the data, but the DPM address pointer is not incremented. Several messages can be stored in the DPM for the consequent readout. The size of the DPM for each DAQ loop is 6 KB. The size of the FIFO memory for each channel is 2 KB.
VME module implementation
The current version of the readout controller is implemented as a standard 6Ux160 mm A24D32 VME slave module. It has the following front panel connectors (see Fig. 4 ):
A single RJ-45 input timing connector Four dual RJ-45 DAQ loop connectors. Note that the top connector of the pair has to be connected to the first frontend in a chain There are five bi-level LEDs on the front panel:
"VME" (green) -VME command decoded "NO RF" (red)missing external RF input signal "RFD" (green) -RF signal detected in the loop "ERR" (red) -CE, TO or DF error bit is set 
Specification
 Power consumption -+5V/1.2A  External timing inputs -LVDS (see Table 5 )  DAQ loop signals -LVDS/LVTTL (see Table 2 
VME registers
Each controller module has four DAQ loops or channels. Each channel has its own unique VME addresses for memories and data registers. An eight bit on-board switch selects 64K address space for each controller. A general VME memory map is shown in Table 7 . The description of the readout controller channel data registers listed below is the same for all channels (n = 1 -4). Note: BYTE(0)first byte of the message, BYTE(1)second byte of the message.
Readout Controller channel input data register MDatan
In order to send a message to the front-end, a VME master has to write all data bytes to a CROC's FIFO memory using a single 16-bit data register. After all data is written, the Send Message command has to be issued by writing 0x0101 to the Send Message register. The controller will wait for the front-end response and indicate that it has received it by changing the Message Received status bit. If the CRC sum was incorrect, the CRC error bit will be set as well. If the controller does not receive a response from a front-end within ~480 μS, the TimeOut error bit is set. If the address pointer reaches 17FF, the DPM Full error bit is set. The output data format is similar to the input data format. First word of the data is data length in bytes (inclusive). The most significant byte of the message is received first. VME Data bits   15  14  13 12  11  10  9  8  7  6  5  4  3  2 1 0
Readout Controller channel Send Message register SMn
Readout Controller channel received data Dual Port Memory RDatan
Note: DL1, DL0data length, BYTE(0)first byte of the message, BYTE(1)second byte of the message, BYTE(2k)last (even) byte of the message.
The received data can be read out from the controller Dual Port Memory using specified address range for each channel. A separate VME command is used to clear some status register bits. Only seven bits: MS, MR, CE, TO, FF, EF and DF are cleared by this command. The DPM write address pointer has to be reset after each front-end message is read out, otherwise the next message will be stored at the next available address at the end of the previous message. Both commands are using the same VME address, but different data bits as shown below. In order to facilitate cable loop delay measurement, which is necessary for a correction of the SGATE propagation delay to the front-end the test pulse is used. The loop delay counter is running at 8RF frequency, which provides a timing resolution of ~2.35 nS. Each time the test pulse is generated by the CROC logic, the counter is loaded with the time difference between its departure and arrival. The cable delay value is stored until Clear Status command is issued. It is possible to perform multiple measurements by issuing test pulse several times and dividing the result by the number of pulses. The result of this measurement combined with the measured by the front-end arrival time of the test pulse can be used to calculate individual propagation delay of the timing signals to each front-end in the DAQ loop. Assuming that the front-end is capable of measuring a time difference between rising edge of the SGATE signal and arrival time of the test pulse, the following equation is true: It is possible to accumulate several messages in the DPM, assuming they will require less than 6K bytes of storage. In order to read the whole array of messages in a single step one need to know what is the size of the array. There is a separate VME command to read current value of the DPM write pointer. The actual size of the array is equal to the value of the DPM pointer minus two bytes. VME Data bits   15  14  13  12  11  10  9  8  7  6  5  4  3 
Readout Controller channel Status Register SRn
Readout Controller channel Clear Status/Reset DPM register CSn
T f = (T0 + T d + T l -M0)/2,
Readout Controller channel DPM pointer register MPn
Note: P0..P15current value of the DPM write pointer (bytes)
The following control registers are common for all four channels. The Timing Setup register allows selecting internal or external clock source and time delay of the test pulse. In the internal mode main clock signal is generated using 53 MHz quartz crystal. In the external mode the MINOS MTM module can be used as an external clock source. The test pulse is generated every time when positive transition of the SGATE signal is detected and the Test Pulse delay is enabled. A relative delay of the pulse can be selected using bits D0-D9 of the Timing Setup register. Writing to the Test Pulse register also generates a test pulse. Writing to the Channel Reset register generates a channel reset pulse. Both test pulse and channel reset pulse will be sent only to the channels with the corresponding mask bit set to one. Writing to the Fast Command register an 8-bit value generates an encoded timing command. The following additional timing commands are currently used in the front-end: II. MINERvA CROC Interface Module
Introduction
MINERvA Chain Readout Interface Module (CRIM) is designed to provide various interface functions for the CROC (Chain Readout Controller [4] ) VME module used in the DAQ system and various test stand setups. The need for this module is dictated by a wide variety of applications the CROC module must be used for. Implementation of a full set of requirements in the CROC design would unavoidably complicate it and increase its cost as well as potentially decrease the ease of its use and the reliability. On the other hand, additional features needed for the test stand configurations are mostly useless in a standard DAQ configuration and, therefore, present additional overhead for the CROC design.
Main features
The CRIM has the following front panel features (Fig. 8) :
External timing input RJ-45 connector compatible with MINOS MTM [2] output Two dual port timing output RJ-45 connectors compatible with the CROC external timing input Four dual LEMO connectors for four LVTTL input and four LVTTL output signals (1K or 50 ohm input termination, 1K output load) One dual port RJ-45 test connector compatible with the CROC DAQ loop signals LED indicators for External RF, VME cycle, LVTTL inputs, LVTTL outputs and DAQ loop signals LED test stand with external LED pulser synchronized to the event data readout by the CROC either using CRIM LVTTL trigger output signal to fire the pulser or using pulser logic level output connected to the CRIM LVTTL input to start readout Small data acquisition system running in external or internal timing mode with up to four CROC modules Full data acquisition system with MINERvA MTM module and Chain Readout Interface Module to generate VME interrupts using MTM signals A self-triggered DAQ system using CRIM trigger capability to generate VME interrupts using a trigger word received from a Front-End CROC test setup simulating front-end response using DAQ loop test connector In all described above configurations synchronization of the data readout to detector events can be done either by using VME interrupts or by polling a VME register.
CRIM Functional blocks
The CRIM has several independent functional blocks along with a common VME A24D16 slave interface:
D08(O) interrupter module
Timing module
DAQ loop test module
The following sections describe each module separately.
 Interrupter module
The interrupter module has eight inputs assigned in the following order: Input 0 has the highest priority and Input 7 has the lowest. If there are two or more interrupts pending, they are processed in the order of priority. In order to work with VME interrupts, the VME master has to have an interrupt handler.
Glitch Filter
Interrupt 
Fig. 5 Block Diagram of the CRIM Interrupter Logic
A block diagram of the CRIM Interrupter Logic is shown in Fig. 5 . On power up, interrupts are disabled, interrupt level is set to five and interrupt vector table is loaded with default values (see Table 8 below). When GIE bit is set to one, interrupts are enabled. If any of the interrupt mask register bits is set to one, the corresponding interrupt input is enabled. When input signal sets an interrupt status bit to one, the IRQ line corresponding to the selected interrupt level is driven to zero. If corresponding software driver is active, an interrupt acknowledge cycle (IACK cycle) is triggered. During IACK cycle the interrupter logic compares three bit vector on address lines set by the interrupt handler with its programmed interrupt level. If there is a match, the interrupter puts eight bit status byte (status ID) on the data bus and clears corresponding interrupt status latch.
After that the GIE bit is set to zero and has to be re-enabled by the software. All interrupter features are programmable via VME bus using the following registers: 
Note: IL2 -IL0 is 3-bit VME interrupt level (1...7 -valid, default -5), GIE -global interrupt enable (1 -enable, 0 -disable, default -0) o MTMoutput clock is synchronous to the MTM clock, other output signals are generated by internal sequencer triggered by TCALB signal from the MTM or by a software command. The sequencer will also be triggered by an external signal at the trigger input (T). SGATE and CNRST can be used as interrupts for the DAQ system. A signal at the trigger input T is also propagated to the trigger output.
o INT -output signals are generated by internal sequencer synchronously with 53.1047 MHz. SGATE, CNRST and TCALB signals are generated periodically at the selected repetition frequency (0.5 Hz. to 52 kHz) or by a software command in the single sequence mode. SGATE and TCALB have programmable settings.
o EXT -SGATE, CNRST and TCALB signals can be provided externally using LVTTL inputs or generated using VME commands.
o DAQ -special mode which simulates MINERvA front-end and detects front-end trigger. In this mode the CRIM does not generate any output timing signals.
A block diagram of the timing module is shown in Fig. 6 . In the MTM mode the PLL circuit is locked to the incoming RF signal from the MINOS timing system. In this mode timing sequencer triggered by the MTM TCALB signal generates internal CNRST, SGATE and TCALB signals. The CNRST and SGATE signals are propagated to the CRIM RJ-45 outputs. The TCALB signal is not propagated, but available as LVTTL signal at the Lemo output marked "C controlled by the bit 15 of the SGATE width register GW (0xC020). When bit 15 is set to one, the TCALB is generated during the sequence. By default this bit is set to zero.
In the DAQ mode encoded timing signal from the DAQ loop is supplied to the PLL reference input. In EXT and INT modes internal clock frequency is provided by a free running quartz oscillator (53.1047 MHz). The external input trigger signal TRIG (labeled T on the front panel) is permanently connected to the interrupter Input 0 and can be used in any timing mode. Inputs 1...4 of the interrupter are connected to the signal multiplexer output, and, therefore, they depend on the timing mode selected. Input 5 is connected to the DAQ loop test module and can be used in a self-triggering DAQ system. The LVTTL output labeled T provides a trigger signal generated by the VME commands (fast trigger or start sequencer) or a copy of the T input signal in the MTM mode. The LVTTL outputs labeled G, R and C correspond to SGATE, CNRST and TCALB signals of the signal multiplexer respectively. The LVTTL inputs labeled T, G, R and C can be used to supply external trigger, SGATE, CNRST and TCAL signals respectively. Note that the input labeled T has a termination resistor of 1K and the other three inputs are terminated with a 50 ohm resistor.
Note that in the EXT timing mode input signals are synchronized to the internal 53.1047 MHz clock. This will cause variation of the delay between LVTTL input and corresponding LVTTL output signal. The duration of the output signal will be multiple of 18.9 ns. The following registers provide settings for the timing module: 
Note: This is a general purpose read/write register. Default value -0x0000
The value of a 28-bit timing counter is latched by the rising edge of the MINOS SGATE signal in two 16-bit registers. This counter is reset approximately every second by the MINOS CNRST signal and provides a timing reference to the MINOS detector timing. The counter is running at the MINERvA MTM clock frequency and its value is valid only in the MTM mode.
Lower 16 bits of the MINOS gate arrival time GT0, 0xC0B0 VME Data bits   15  14  13  12  11  10  9  8  7  6  5  4  3  2  1  0   T15 T14 T13 T12 T11 T10 T9  T8  T7  T6  T5  T4  T3  T2  T1  T0  Upper 12 bits of the MINOS gate arrival time GT1, 0xC0C0   VME Data bits   15  14  13  12  11  10  9  8  7  6  5  4  3  2  1  0   0  0  0  0  T27 T26 T25 T24 T23 T22 T21 T20 T19 T18 T17 
Fig. 7 DAQ loop test module
In the DAQ mode a connection to the external DAQ loop driven by the MINERvA CROC module is required. When inserted in a DAQ loop, this module can be used as a front-end simulator or DAQ loop monitor passing through all messages and storing them in the internal memory. This module also can generate an interrupt when a trigger word is detected in the data stream. A block diagram of the DAQ loop test module is shown in Fig. 7 .
The DAQ loop test module has two main modes of operation: pass trough mode and front-end mode. The desired mode is selected by setting to one bit 15 or bit 14 of the DAQ mode control register. In the pass through mode (TR = 1) any message received by the deserializer is stored in the DPM and re-transmitted downstream the DAQ loop via serializer. Usual diagnostics of CRC error and DPM overflow is provided. If the front-end trigger is enabled in the pass through mode (FE = 1), the module will generate a signal for the interrupter when a trigger word is received. Each trigger word will be stored in the DPM instead of regular messages. In the front-end mode (SM = 1), any message received by the deserializer is also stored in the DPM. But, after the CRC byte is received, the module generates a response message using the data stored in the FIFO memory. The FIFO is setup in such a way that after the message is sent, the FIFO read pointer is reset. This allows for repeated responses without loading FIFO after each transmission. The DAQ loop test module has the following registers and memory: 
VME module implementation
The current version of the chain readout interface module is implemented as a standard 6Ux160 mm A24D16 VME slave module. It has the following front panel connectors (see -LVDS (see [4] )  CROC timing outputs -LVDS (see [4] An eight bit on-board switch selects 64K address space for the module. A general VME memory map is shown in Table 9 . 
